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Most digital control architectures for power system applications require
synchronization with the distribution system voltage. Therefore, a phase-locked loop
(PLL), implemented in a DSP, is generally among the digital control blocks of the control
system. The PLL analyzes the bus voltage and provides power system information for
some of the other blocks to do further calculation. Thus, the performance of the PLL has
a broad impact on the system performance. Small-scale power systems, such as naval
systems, pose a challenging environment for PLL design due to voltage distortion and
variation in the fundamental frequency that is large as compared to large terrestrial
systems. Our objective is to improve the accuracy of the PLL digital block and hence
enhance the digital control system. This research compares two PLL algorithms, as well
as the use of a PI controller or lag controller with respect to their steady state and
transient performance.
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CHAPTER I
INTRODUCTION

1.1

Overview
Most digital control architectures for power system applications require

synchronization with the distribution system voltage. Therefore, a phase-locked loop
(PLL), implemented in a DSP, is generally among the digital control blocks that make up
the control system. The PLL analyzes the bus voltage and provides power system
information for some of the other blocks to do further calculation. Thus, the performance
of the PLL has a broad impact on the system performance. This thesis concentrates on the
architecture and control approach of software PLLs with respect to their accuracy and
speed of response in providing the system voltage phase angle. The computational
complexity of the PLL architectures is also considered. The actual environment in which
the PLL is applied should also determine the choice of the algorithms.
1.2

Goals and Contribution
Small-scale power systems, such as naval systems, pose a challenging

environment for PLL design due to voltage distortion and variation in the fundamental
frequency that is large as compared to large terrestrial systems. Our objective is to
improve the accuracy of the PLL digital block and hence enhance the digital control
system.
1
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This thesis addresses tuning different configurations of the Software PLL digital block by
using the Genetic Algorithm (GA) optimization technique and obtaining a best PLL for
the specific application. The configurations of the PLL include Software PLL (SPLL)
using PI control, SPLL using lag control, enhanced PLL (EPLL) using PI control, and
EPLL using lag control.
1.3

Organization
The organization of this thesis is as follows. Chapter 2 introduces the power

electronic converter and the background of PLL digital block. Chapter 3 provides design
and analysis of the algorithms used in Software PLL. Chapter 4 gives the comparison and
simulation results. Chapter 5 discusses conclusions. The Appendix, which lists the
genetic algorithms and the simulation block diagrams, is the final section of this thesis.

CHAPTER II
DIGITAL CONTROL FOR A POWER ELECTRONIC CONVERTER IN A POWER
SYSTEM

2.1

Overview of Digital Control Blocks
A generic power electronic system comprises a switching network, sensors, a

controller, an energy storage unit and filters [1].
If the system is digitally controlled, a digital signal processor (DSP) is generally
used to realize the control functions. Any required input analog signals from the sensors
are first converted to digital signals by the DSP’s analog-to-digital converter (ADC).
Then the DSP executes functions to obtain the system information, analyzes and
processes the system information, and then generates proper Pulse Width Modulation
(PWM) signals as control signals for the switching network.
The various functions performed by the DSP can be grouped into digital control
blocks. Among all the digital control blocks, the phase-locked Loop (PLL) is commonly

3
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used in most of the power electronic converter system. It analyzes the input signal from
the supply voltage and provides phase angle information to other digital blocks for
further calculation. Therefore, it has a broad impact on the performance of the control
system.
2.2

Digital Structure of the Power Electronic Converter
Power electronic converter systems have many common elements in their digital

structure. This thesis uses a typical power electronic converter system, the active power
filter (APF), as shown in Figure 2, as an example to demonstrate the system.
A DSP, the digital control unit, performs the control tasks of an APF. Five main
digital control blocks occur in a typical APF application as described in [2]. These
control blocks are the phase-locked loop, the reference signal generator, the current
control loop, the voltage control loop, and the space vector PWM, respectively. Figure
2.1 shows the overall digital control block diagram. This application incorporates the
synchronous reference frame (SRF) method in all the digital blocks. All the quantities
sensed from the distribution system are in a three-phase plane. A Clarke and Park
transformation maps them into a dq plane (SRF) for further digital process. The Park
transformation needs the phase angle information of the distribution voltage. Thus, the
PLL, which provides this information, is the first digital block executed in every
calculation cycle of the DSP. Thus, the accuracy of the PLL has a broad impact on the
system.

5

Figure 2.1
The Overall Structure of APF Control Blocks

2.3

PLL block
A phase-locked loop (PLL) is a feedback system for tracking the phase angle and

frequency of the input signal. In general, a phase-locked loop consists of three
subsystems: a phase detector (PD), a loop filter (LF), and a voltage-controlled oscillator
(VCO), as shown in Figure 2.2. The PD is a nonlinear device that basically outputs a

6

lower frequency sinusoidal and a higher frequency sinusoidal. The LF is a low-pass filter
(LPF), and it filters the higher frequency output of the PD. The lower frequency output of
PD is modeled as the phase error signal between the two inputs of PD. This phase error
is the signal to control the phase angle of the sinusoidal output generated by the VCO.

Figure 2.2
A General Block Diagram of a PLL

PLLs have about eighty years of development history[3]. Classical PLL systems
were only implemented by analog hardware. With the recent progress in microprocessor
technology, implementing the entire PLL system in software has become feasible [4], [5].
When a PLL is implemented in software, it is called a software PLL. A software PLL is
less expensive than a classical PLL. The third chapter presents the design of the software
PLL for power applications.

CHAPTER III
SOFTWARE PLL

3.1

Software PLL

3.1.1

General Description of a Software PLL
A PLL is called a software PLL if all its subsystems are implemented in software.

Since many algorithmic options can be used in the subsystems of a PLL, many different
types of software PLLs exist. Among them, SPLL and EPLL have a more concise
configuration while providing excellent accuracy at the same time. This thesis focuses on
comparing these two types of software PLLs.
3.1.2

Design Concern of Software PLL
Real time applications have several common concerns. First, the three-phase

distribution voltages are the input to the software PLL. They are usually balanced but
may be distorted. The software PLL should track the phase angle of the fundamental
component. Second, the frequency of the distribution voltage may vary. For example,
small-scale power systems such as ships pose a challenge for PLL design. A power
quality study conducted aboard the USCGC Healy [6] showed frequency variation of +/0.5Hz. The software PLL should be adaptive and able to respond quickly and accurately

7
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enough to track the input voltage, thus providing crucial information for its own use and
the use of all the other control blocks in APF. Later in this thesis, the above concerns will
result in comparison of the performance of four PLL topologies.
3.2

SPLL

3.2.1

Definition and Structure of SPLL
The software PLL is referred to as a SPLL if the algorithm applied in it is based
on space vector, d-q transformation and Synchronous Reference Frame (SRF).

Figure 3.1
Block Diagram of SPLL
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Figure 3.1 shows the nonlinear model of a SPLL [7]. The subsystem PD is
comprised of a Clarke transformation block and a Park transformation block. Either PI or
a lag controller realizes the subsystem LP. An integrator serves as the third subsystem
VCO.
3.2.2

Working Strategy of SPLL
In the steady state, the PD section of the SPLL provides the difference between

the phase angle estimated by the SPLL and the actual phase angle of the input signal.
This phase angle error also contains a high frequency component if the input is distorted.
A properly configured PI or lag controller in the feedback loop will keep the phase angle
error approximate zero, and at the same time, the filter characteristic of the controller
helps to eliminate the high frequency component and output the estimated frequency of
the input. The VCO then integrates the frequency and outputs the estimated phase angle.
3.2.3

Linearizing the SPLL
Linear models are necessary for analyzing and designing a PLL. This section

introduces the linearization of an SPLL.
In the SPLL block diagram, subsystem PD is the only nonlinear part. Therefore,
to linearize the SPLL is actually to linearize subsystem PD. In the subsystem PD, the
Clarke transformation uses the inputs of the SPLL to calculate a two-dimensional space
vector — ( Vα ,V β ). This space vector is rotating with an increasing phase angle φ in the

10

stationary frame – the αβ plane. Applying the Park transformation transforms the
stationary frame to a rotating frame that is also called the synchronous reference frame —
the dq plane. To linearize the SPLL, the assumption is made that the increasing phase
angle at which the transformed frame is rotating is θ . When θ is very close to φ , the
above transformations can result in two conclusions [2]:
1.

The fundamental component of the space vector appears as DC in the
synchronous reference frame. A low-pass filter using a PI controller or lag
controller can extract the fundamental information of the input signal.

2.

The normalized q component of the space vector is almost equal to the
difference between φ and θ . This near equality leads to the linear model of
the SPLL.

Figure 3.2 shows the linear model of SPLL in the z domain. φ (k) is the discrete

phase angle of the input and θ is the estimated phase angle of the fundamental
component of the input signal. Based on the above analysis, the nonlinear subsystem PD
of the SPLL can be considered as a subtracter and thus the SPLL is linearized for
analyzing control system characteristics such as stability, closed loop frequency response,
etc.

11

(a)

(b)
Figure 3.2
Linear Model of SPLL (a): Using PI Controller as LP, (b): Using Lag Controller as LP

3.2.4 Details for DQ Transformation
The DQ transformation is a transformation of coordinates from the three-phase
stationary coordinate system to the dq rotating coordinate system. This transformation
includes two parts [8].
1. Clark Transform — a transformation from the three-phase stationary
coordinate system to the two-phase, namely αβ , stationary coordinate system.
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Equation (3.1) shows the Clark transformation, whereVa , Vb and Vc are the
three-phase instantaneous voltages. Vα and Vβ are the two elements of the
two-dimensional space vector in a stationary coordinate system.
⎡Vα ⎤
⎢ ⎥=
⎣Vβ ⎦

1
⎡
1 −
⎢
2
2
⎢
3⎢
3
0
⎢⎣
2

1
2

⎤V
⎥ ⎡⎢ a ⎤⎥
⎥ Vb
3 ⎥⎢ ⎥
⎢V ⎥
−
2 ⎥⎦ ⎣ c ⎦

−

(3.1)

Since Vc =- Va - Vb ,
⎡
⎡Vα ⎤ ⎢
⎢V ⎥ = ⎢
⎣ β⎦ ⎢
⎢
⎣

3
2
2
2

0

⎤
⎥ ⎡V ⎤
⎥⎢ a ⎥
⎥ ⎣Vb ⎦
2⎥
⎦

(3.2)

Therefore, calculating the phase angle error requires only two phase
information of the input.
2.

Park Transformation — a transformation from αβ stationary coordinate
system to the dq rotating coordinate system.

Equation (3.3) shows the Park transformation, where Vd and Vq are the two
elements of the two-dimensional space vector in the rotating coordinate system
⎡Vd ⎤ ⎡cos θ sin θ ⎤ ⎡Vα ⎤
⎢V ⎥ = ⎢
⎥⎢ ⎥
⎣ q ⎦ ⎣ − sin θ cos θ ⎦ ⎣Vβ ⎦

From (3.3):

(3.3)

13

Vq = − Vα * sin θ + Vβ * cos θ

(3.4)

Normalizing Equation (3.4) by dividing by Vα2 + Vβ2 produces:
Vq / Vα2 + Vβ2 = − Vα / Vα2 + Vβ2 * sin θ + Vβ / Vα2 + Vβ2 * cos θ
= − cos φ * sin θ + sin φ * cos θ

(3.5)

= sin(φ − θ )

In SPLL, the controllers tend to make Eqn. (3.5) equal zero, which means φ and

θ are close to each other:
Vq / Vα2 + Vβ2 = sin(φ − θ ) ≈ φ − θ

In order to simplify the control, Vq is normalized using Eqn. (3.4) [7], because the
factor

Vα2 + Vβ2 can be included as a gain provided by the controller. Therefore, the

simulation and experiment use the nonlinear model shown in Figure 3.3.
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Figure 3.3
Another Block Diagram of SPLL

3.2.5 Choosing the controller for SPLL
The SPLL can be tuned based on specific application circumstance as mentioned
in Chapter 2, by choosing the controller in the PD subsystem and by adjusting the
parameters of the controller. The PI controller and the lag controller are two common
options for controllers used in SPLL. Chapter 4 will provide simulations and analysis
allowing comparison between the two types of controllers.

15

3.3

EPLL

3.3.1 Definition and Structure of EPLL
The EPLL, or enhanced PLL, is a type of software PLL that works based on the
averaging theorem. Since an EPLL can output the estimated fundamental component as
well as the estimated phase angle and the frequency of the fundamental of the input
signal, an EPLL is also a nonlinear adaptive notch filter. The averaging theorem can
prove the uniqueness and stability of a periodic orbit for this nonlinear model [9].
Figure 3.4 shows the block diagram of an EPLL. The phase detector block of this
software PLL contains three multipliers, one integrator, one subtracter and one
trigonometric calculation. The LF block consists of a controller; the VCO block includes
one integrator and one trigonometric calculation. This total structure is relatively simple
compared to other PLL algorithms and has one more useful output, namely the
fundamental component of the input signal in the PD block, which makes the EPLL a
notch filter.

16

PD
Supply voltage

Filter

Nonlinear algorithm based
on Periodic Orbit analysis

PI or lag
controller

VCO

Integrator

Estimated
phase
angle

Figure 3.4
EPLL Block Diagram

3.3.2 Nonlinear theory applied in EPLL
The following section introduces the nonlinear theory named averaging theorem
[9], which is used in the EPLL.
For a given system
•

X = εF ( X , t , ε ) ; X ∈ U ⊆ IR n , 0 ≤ ε << 1,

(3.6)

where F: IR n × IR × IR + Æ IR n is C r , r ≥ 2, bounded on bounded sets, and of period
T> 0 in t.
Define the associated autonomous averaged system as
1
X& a = ε
T

∫

T
0

r
F ( X a , t,0) dt := εF ( X a ) ,

(3.7)
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where the new variable X a is the averaged value of X.
The

averaging

theorem:

There

exists

a

Cr

change

of

coordinates

X= X a + ε W( X a ,t, ε ) under which Equation (3.6) becomes
r
X& a = εF ( X a ) + ε 2 F1 ( X a , t, ε ) ,

where F1 is of period T in t. Moreover,
-

If X(t) and X a (t) are solutions of Eqns. (3.6) and (3.7) based at X 0 and X a0 ,
respectively at t= 0, and X 0 − X a 0 = θ ( ε ) , then X ( t ) − X a ( t ) = θ ( ε )
on a time scale t ~ 1/ ε .

-

If P0 is a hyperbolic fixed point of Eqn. (3.7) then there exists ε 0 > 0 such
that for all 0< ε < ε 0 , Eqn. (3.6) possesses a unique hyperbolic periodic
orbit γ ε (t) = P0 + θ (ε ) , of the same stability type as P0 .

-

If X s (t) ∈W s (γ ε ) is a solution of Eqn. (3.6) lying in the stable manifold of
the hyperbolic periodic orbit γ ε (t) = P0 + θ (ε ) , X as (t ) ∈ W s ( P0 ) is a solution
of Eqn. (3.7) lying in the stable manifold of the hyperbolic fixed point P0
and X s ( 0 ) − X as (0 ) = θ ( ε ) , then

X s ( t ) − X as (t ) = θ ( ε )

for t

∈ [0, ∞ ). Similar results apply to solutions lying in the unstable manifolds on
the time interval t ∈ (- ∞ , 0].
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In other words, the averaging theorem explains that the solutions of the averaged
system converge to those of the original system, and moreover, it relates the periodic
orbit of the original system to the fixed points of the averaged system, a relationship
which may be much easier to analyze.
3.3.3 Proof of the validity of the EPLL
The model of EPLL in this thesis is an Amplitude Phase Model (APM). This
model aims to extract the amplitude and phase of the fundamental sinusoidal component
of the input signal. [9]
The averaging theorem can prove the following theorem [9]:
Theorem: Let f (t) = A 0 sin( ω 0 t + δ 0 ) + g ( t ) where A 0 , ω 0 , and δ 0 are real
constants and g(t) is an arbitrary

T 0 -periodic

bounded continuous function which has no

frequency component at ω 0 . For an appropriate choice of parameters, the APM
dynamics described by (3.8) and (3.9) has a unique periodic orbit γ (t ) in ( ρ , φ ) plane
in a neighborhood of f 0 (t) = sin( ω 0 t + δ 0 ) . The function g(t) and the parameters in the
APM determine the neighborhood. Moreover, this periodic orbit is asymptotically stable.
The period orbit coincides with f0 (t) when g(t) is 0.
Proof:
Figure 3.5 shows the digitized PD block of EPLL, where quantity A denotes the
estimated magnitude, φ indicates the estimated phase angle, Y= − Acos φ (t) and “error
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signal” indicates the phase angle error. It is obtained from time domain equations shown
as follows:
& = K[u(t) + Acos(φ (t))][ − cosφ (t)]
A(t)

φ&(t) = ω0 + kp[u(t) + Acos(φ (t))]sin φ (t) + Δω
y(t) = − Acos φ (t)
where ω indicates the estimated frequency of the estimated fundamental component of
the input signal and u(t) is the input signal.
Please note: considering the 90 degree box in PD block in reference [9] as cos φ (t) implies that A is greater than 0; considering it as cos φ (t) implies A is less than
0. Both of these two cases are acceptable. The proof of the EPLL here considers it as cos φ (t) , which will result in a positive estimated magnitude A. In a MATLAB
simulation, the digitized PD block is represented as shown in Figure 3.5.
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Figure 3.5
The Digitized PD Block of EPLL in the Simulation Model

If we let ρ = A, f (t) = u(t) , then
⎧ dρ
⎪ dt = −K[ f (t) + ρ cos(φ (t))]cos φ (t)
⎪
⎪⎪ dφ
= ω0 + Δω + K p ⋅ ( f (t) + ρ cos(φ (t)) sin(φ (t))
⎨
dt
⎪
⎪ y(t) = − ρ cos φ (t)
⎪
⎪⎩

where

φ = (ω0 + Δω )t + δ , since Δω << ω0 ,then:
φ ≈ ω0 t + δ , namely δ ≈ φ − ω0 t

(3.8)
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f 0 (t) − ρ 0 cos(ω0 t + δ 0 )
=
=
f (t)

f 0 (t) + g(t)

Let μ1 = εK, μ 2 = εkp,

and μ3 = εki .

Then
dρ
= −ε [ μ1 ρ cos 2 (ω0 t + δ (t)) + μ1 cos(ω0 t + δ )( f 0 (t) + g(t))]
dt

dδ
1
= ε [ μ 2 ρ sin(2ω0 t + 2δ (t)) + μ 2 sin(ω0 t + δ )( f 0 (t) + g(t))]
dt
2
These two dynamic equations are in the standard form of the averaging theorem,
⎛ρ ⎞
Let X= ⎜ ⎟ , X& = εF ( X , t, ε ) , and
⎜δ ⎟
⎝ ⎠
⎛ − μ1 ρ cos 2 (ω0 t + δ ) + μ1 cos(ω0 t + δ )( f 0 (t) + g(t)) ⎞
⎜
⎟
F ( X , t, ε ) = ⎜
⎟
1
⎜ μ 2 ρ sin(2ω0 t + 2δ ) + μ 2 sin(ω0 t + δ )( f 0 (t) + g(t)) ⎟
⎝2
⎠

(3.9)

According to the averaging theorem,
1
X& a = ε
T0

∫

T0

0

F ( X a , t,0)dt ≡ εF ( X a ) ,

⎛ ρa ⎞
where X a = ⎜⎜ ⎟⎟
⎝δ a ⎠

Eqn. (3.10) can also be written as Eqn. (3.11) and (3.12)

(3.10)
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ρ& a = ε

1
T0

∫

T0

0

1
T0

∫

−ε

1
T0

1
T0

∫

−ε

1
T0

=ε

1
T0

∫

T0

=ε

1
T0

∫

T0

=ε

=ε

T0

0

[− μ1 ρ a cos 2 (ω0 t + δ a ) − μ1 cos(ω0 t + δ a )( f 0 (t) + g(t))]dt

[− μ1 ρ a cos 2 (ω0 t + δ a ) − μ1 cos(ω0 t + δ a ) f 0 (t)]dt

∫

T0

0

T0

0

[− μ1 ρ a cos 2 (ω0 t + δ a ) + μ1 cos(ω0 t + δ a )( ρ 0 cos(ω0 t + δ 0 ))]dt

∫

T0

0

0

0

μ1 cos(ω0 t + δ a )g(t)dt

μ1 cos(ω0 t + δ a )g(t)dt

[− μ1 ρ a

1
(1 + cos(2ω0 t + 2δ a )) + μ1 cos(ω0 t + δ a )( ρ 0 cos(ω0 t + δ 0 ))]dt
2

[− μ1 ρ a

1
1
(1 + cos(2ω0 t + 2δ a ))]dt + ε
2
T0

ρ
1
= − εμ1 ρ a + εμ1 0
2
2T0

∫

T0

0

∫

T0

0

[ μ1 cos(ω0 t + δ a )( ρ 0 cos(ω0 t + δ 0 ))]dt

[cos(2ω0 t + δ a + δ 0 ) + cos(δ a − δ 0 )]dt

ρ
1
= − εμ1 ρ a + εμ1 0 cos(δ a − δ 0 )
2
2
ρ
1
= − Kρ a + K 0 cos(δ a − δ 0 )
2
2

δ&a = ε

1
T0

∫

T0

=ε

1
T0

∫

T0

=ε

1
T0

∫

T0

= −ε

0

0

0

1
T0

(3.11)

1
[ μ 2 ρ a sin(2ω0 t + 2δ a ) + μ 2 sin(ω0 t + δ a )( f 0 (t) + g(t))]dt
2
1
[ μ 2 ρ a sin(2ω0 t + 2δ a ) + μ 2 sin(ω0 t + δ a ) f 0 (t)]dt
2
1
[ μ 2 ρ a sin(2ω0 t + 2δ a ) − μ 2 sin(ω0 t + δ a ) ρ 0 cos(ω0 t + δ 0 )]dt
2

∫

T0

0

= −ε

ρ 0 μ2

= −ε

ρ 0 μ2

2T0

μ 2 sin(ω0 t + δ a ) ρ 0 cos(ω0 t + δ 0 )dt

∫

T0

0

[sin(2ω0 t + δ a + δ 0 ) + sin(δ a − δ 0 )]dt

sin(δ a − δ 0 )
2
ρ kp
= − 0 sin(δ a − δ 0 )
2

(3.12)
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which can also be written as:

ρ
⎛ 1
⎞
⎜ − Kρ a + K 0 cos(δ a − δ 0 ) ⎟
2
2
⎟
F ( ρ a ,δ a ) = ⎜
⎜
⎟
⎜ − ρ 0 kp sin(δ a − δ 0 )
⎟
2
⎝
⎠

(3.13)

This averaged system has a fixed point at P0 = ( ρ 0 , δ 0 ). The linearized system about P0 =
( ρ 0 , δ 0 ) is given by
⎛ 1
⎞
⎜ − μ1 0 ⎟
⎜ 2
⎟
(εF ) | P = ⎜
⎟
2
⎜⎜ 0 − μ 2 ρ 0 ⎟⎟
2 ⎠
⎝
0

(3.14)

This matrix implies the following conclusions:
1. The fixed point of the averaged system P0 is locally unique and asymptotically
stable.
2. According to the second conclusion of the averaging theorem, the dynamic
system described by Eqn. (3.3) has a unique asymptotically stable periodic
orbit in the ( ρ , φ ) plane in a neighborhood of the fundamental component of
the input signal of the EPLL, when the initial condition of its solution is close
to the one of its averaged system.
The reader should refer to [9] for a more detailed description of the proof of EPLL.
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3.3.4 Linear form of EPLL
The nonlinear form of EPLL in the SIMULINK model is as shown in Fig. 3.6,
where u is the input sinusoidal signal, u1 is the estimated signal of u, Phi is the phase
angle of u and Phi1 is the estimated phase angle of u1 .

Figure 3.6
EPLL Model
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Phase angle error = (u-u1) * sin( Phi1 )
= -(Acos( Phi )-A1cos( Phi1 ))*sin( Phi1 )

(3.15)

In locked conditions, Phi1 equals Phi and A1 equals A, so
Phase angle error = -A*(sin( Phi1 )cos( Phi ) - sin(phi1)cos( Phi1 ))
= -A*(sin( Phi )cos( Phi1 ) - sin(phi)cos( Phi1 ))
= -A*sin( Phi - Phi1 )

(3.16)

If the input of EPLL has been normalized, which means A=1, then
Phase angle error =- sin( Phi - Phi1 )

≈ -( Phi - Phi1 )

(3.17)

Therefore the linear approximation of the PD sub-block of the EPLL is similar to
the SPLL. Since other sub-blocks of the EPLL and SPLL are the same, the EPLL and
SPLL must have similar linear forms. The following chapter also shows that if the SPLL
and EPLL use the same controller in their low pass filter sub-block, their performances
are very similar.

CHAPTER IV
SIMULATION RESULTS FOR COMPARING THE ALGORITHMS FOR SPLL AND
EPLL

4.1

Design criterion and definition of the test inputs in the simulation

4.1.1 Objective and performance criterion of PLL design
The objective of designing a PLL is to provide the most accurate phase
information to the control subsystems that require it. In the transient response, rise time
and overshoot both affect the output accuracy of the input. A shorter rise time or a
smaller overshoot will result in a smaller output error. However, a shorter rise time is
usually accompanied by a larger overshoot. Thus the performance criterion should be
multi-objective. This thesis uses integral absolute error (IAE) to assess the performance
of the PLLs, since IAE counts the errors related to both rise time and overshoot.
Moreover, because IAE covers the performance of the PLL during an interval of time, it
also includes the settling time and the steady state error of the PLLs.
4.1.2 Method of comparing the PLL configurations
This section compares two software PLLs, the SPLL and the EPLL. Both these
PLLs can use PI or lag controllers as their low pass filter. Many sets of parameters can be
26
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used in a PI controller and a lag controller. Different sets of parameters lead to different
performances of the PLL. Comparing a PLL with a bad set of parameters and a PLL with
a good set should be avoided. One valid approach is to apply a Genetic Algorithm to tune
the PI controller and lag controller, in SPLL and EPLL respectively, and compare the
performance of all four PLL configurations.
The Genetic Algorithm (GA) can serve as a tuning method for arbitrary process
models. The GA is a stochastic and mature search method. It is also an optimization
technique that mimics natural evolution and population genetics. The GA starts with little
or no knowledge of the correct solution and depends entirely on responses from an
interacting environment and its evolution operators to arrive at good solutions. Two
evolution operators play important roles in the GA: the cross-over operator and mutation
operator. They are used when two genomes are used to produce the next generation. The
primary advantage of the two operators is their capability to search for the goal in a
parallel fashion, and therefore avoid local optimums. This thesis uses the GA to tune the
controller in the PLLs by minimizing the error criterion of IAE. Here, the GA will
generate the PLL parameters and call the PLL model in SIMULINK. The simulation will
return the IAE to the GA. The GA will then compute the fitness value using the fitness
function generated by the user and finally find the minimum fitness value. The set of
parameters that generates the minimum fitness value is the one that is most desired [10].
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This thesis used basic GA to tune the PLLs. However, there is a concern that the
GA may converge to a local minimum. Therefore, multiple ranges of the parameters have
been tried in the GA and the local lowest values are compared to each other to obtain the
lowest point in the range. The selection of the parameter ranges are made according to
reference [7], where PLLs are tuned in a traditional way. It is found that PLLs with
parameters in a range near to that of the traditionally tuned ones have better performance.
Finally, further optimization is done. The parameter range in the GA is shrunk to be
closer to the traditionally tuned ones. It turns out the optimized parameters obtained this
way result in a better performance than those in other parameter ranges and also the
results are better than those of the traditionally tuned parameters. The detailed compared
method will be described in the rest of this thesis.
In power electronic systems, the PLL output, which is the phase angle of the input
signal, should be as accurate as possible. In another words, the phase angle error should
be minimum. Since other calculations based on the PLL are related to the phase angle,
the phase angle error requires the most care in the PLL design of this thesis and is the
only element that should be included in the fitness function.
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4.1.3 Simulation model

4.1.3.1

Simulation Block Diagram
This thesis uses a nonlinear model in the z domain for simulation. Figure 4.1

shows a PLL using a PI controller, for example. The GA calls this simulation model to
optimize the performance of the PLL. The appendix shows other simulation models
corresponding to other PLL cases.

Figure 4.1
Simulation Diagram for GA (SPLL using PI controller)
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4.1.3.2

The Definition of PLL Input in the Simulation
The choice of the form of the PLL is highly related to the input signal of the PLL.

Therefore the input of the PLL in the simulations should be specified. In this thesis the
inputs to the PLL are derived from actual shipboard test data [6]. They are the same in all
the simulation models and are defined as follows:
1.

The fundamental frequency of the input signal is 376.991 rad/s (60Hz).
The harmonics begin from the second order. The harmonics in the input
are as shown in Table 4.1:

Table 4.1
The Fundamental and Harmonics in the Input Signal to the PLL

Harmonic
Order
1
2
3
4
5
6
7
8
9
10

Magnitude
of Phase A
5471.843
3.73844
52.19301
22.6857
24.89981
61.39087
43.85827
75.16042
25.2436
24.22624

Harmonic
Order
11
12
13
14
15
16
17
18
19
20

Magnitude
of Phase A
248.51566
13.838851
195.93385
16.168064
5.368948
26.242924
35.106051
98.019934
33.685748
93.544535

Harmonic
Order
21
22
23
24
25
26
27
28
29
30
31

Magnitude of
Phase A
21.855336
47.093013
123.97475
52.20511
96.270673
18.524392
28.698637
12.307985
27.000916
16.183767
17.781455
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2.

The fundamental frequency is changing at a rate of +/-28Hz/s around
60Hz, and the frequency range is 60Hz to 61Hz. Figure 4.2 shows the
frequency of the input signal is varying and Figure 4.3 shows the
waveform of the one phase of the input to the PLL.

Figure 4.2
Frequency Variations in the Input

32

Figure 4.3
The Input to the PLLs

4.1.4 Simulation results
This research looks at four PLL models:
•

SPLL using a PI controller

•

SPLL using a lag controller

•

EPLL using a PI controller
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•

EPLL using a lag controller

The inputs in these PLL models are the same as the PLL input defined above.
A GA function will invoke a corresponding PLL model and find the best set of
parameters for this PLL. After that, this thesis combines these tuned PLLs and
compares them by their phase angle errors using the model shown in Figure 4.4.
In this model, the “reference” block represent the mathematically generated
waveform, where “Correct PLL” outputs the actual phase angle ranges from 0 to
2 π ; “Reference” outputs the actual phase angle range from 0 to ωt ; “Constant
Pi” outputs a constant π . The scope “Phase angle error” will be shown in Figures
4.5 to 4.8 for simulation condition 1 and in Figures 4.10 to 4.13 for simulation
condition 2. The scope “Phase Angle” will be shown in Figure 4.9 for simulation
condition 1 and in Figure 4.14 for simulation condition 2.
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Figure 4.4
Simulation Diagram for PLL Comparison

Two sets of simulations are performed according to two different simulation
conditions. In the first simulation condition, GAs do not set a constraint of attenuation to
the controllers in the PLL. GAs find the best parameters by making the trade off between
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the attenuation of the harmonic in the PLL input and the speed of the response of the
controller. In the second set of simulation conditions, GAs constrain the open loop
function of the PLL to have an attenuation of 50dB for the second harmonic. Since more
and more power electronics loads will be installed in next generation of shipboard power
systems, including loads that generate higher harmonics, simulation condition 2 will be
useful in follow-on work in other ships or systems. Finally, comparing the PLLs’ IAE
and calculation complexity will allow the determination of the best PLL configuration.
4.1.4.1

Simulation Condition 1: GA without 50dB Harmonic Attenuation Requirement
Table 4.2 lists the parameters and the integral absolute error during and after

applying a ramp frequency change to the PLL input. The GA found the best set of
parameters for each PLL configuration under the specified input signal. The results
shown in the phase angle error scope in Figure 4.4 are shown in Figures 4.5 through 4.8.
The best fitness value is the minimum integration value of the absolute phase angle error.
The best fitness values of the PLLs are similar to each other. Their difference is less than
0.003. Therefore, the four PLLs have similar performance in this simulation condition.
Figures 4.5 to 4.9 demonstrate these results.
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Table 4.2
Parameters Involved in Tuning the Controller Using GA (No Constraint)

PLL
Configuration
EPLL using lag
Controller
EPLL using PI
controller
SPLL using lag
Controller
SPLL using PI
Controller

Parameters
T1EPLL = 0.771261
T2EPLL = 0.875855
KEPLL = 86.31476
KpEPLL=47.3607
KiEPLL=388.0743
T1SPLL =0.78
T2SPLL = 0.79277
KSPLL = 67.839687
KpSPLL=40.664712
KiSPLL=11.73020528

IAE(integral
absolute error)
0.009752

Damping
Ratio
3.8857

Natural Frequency
9.92719

0.01163

1.20207

19.6996

0.01215

3.67618

9.250587

0.00998

5.93656

3.424938
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Figure 4.5
Phase Angle Error of EPLL Using Lag Controller
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Figure 4.6
Phase Angle Error of EPLL Using PI Controller
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Figure 4.7
Phase Angle Error of SPLL Using Lag Controller
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Figure 4.8
Phase Angle Error of SPLL Using PI Controller
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Time(s)

Figure 4.9
PLL Outputs
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Without the limitation for the attenuation of the controller, the integral absolute
errors for the four PLL configurations are slightly different. The EPLL using a lag
controller has the smallest absolute error in the above simulation.
4.1.4.2

Simulation Condition 2: GA with 50dB Harmonic Attenuation Requirement
In this set of simulations, the PLL is constrained to have 50dB attenuation at the

second harmonic in the GA algorithm. Table 4.3 lists the best parameters for each PLL
configuration and the integral absolute errors during and after applying a ramp frequency
change to the tuned PLL input.
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Table 4.3
Optimized Parameters and the Performances in Simulation Condition 2

PLL
Configuration
EPLL using lag
Controller
EPLL using PI
controller
SPLL using lag
Controller
SPLL using PI
Controller

Parameters
T1EPLL = 0.000831
T2EPLL = 0.02571
KEPLL = 25.89443
KpEPLL=2.3265
KiEPLL=15.1222
T1SPLL =0.001026
T2SPLL = 0.029326
KSPLL = 29.7654
KpSPLL=2.37341153470186
KiSPLL=24.56500488758553

IAE(integral
absolute error)
0.013966738749
60

Damping
Ratio
0.62631

Natural Frequency

0.151972968761
26

0.2991

3.8887

0.0085621

0.55152

31.8591

0.074693319930
16

0.2386444

31.7368

4.9563096

Table 4.3 shows that a PLL with a lag controller performs much better if the
controller is constrained by high attenuation. Figures 4.10 through 4.13 display the results.
The horizontal axis indicates the simulation time with second as the unit. The vertical
axis indicates the difference between the estimated phase angle and the real phase angle,
and the units are radians.
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Figure 4.10
Phase Angle Error of EPLL Using Lag Controller
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Figure 4.11
Phase Angle Error of EPLL Using PI Controller
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Figure 4.12
Phase Angle Error of SPLL Using Lag Controller
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Figure 4.13
Phase Angle Error of SPLL Using PI Controller
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As shown in Figs. 4.10 - 4.13, the simulation produced the expected results. In
other words, the simulation results agree with the fitness values. The output of the PI
controller in either SPLL or EPLL has a long convergence time. This length is because of
the 50dB requirement of the controller design. For the controller to have a high
attenuation for the harmonics, the zero ( ω0 ) in the s plane should be large, or the
proportional gain should be small. For a PI controller ω0 = k i / k p , a larger ω0 leads to a
larger difference between ki and k p . However, the damping ratio ζ

is equal to

kp

2 × ki

,

so a larger difference between ki and k p causes a smaller damping ratio. On the other
hand, since k p is the proportional gain, if the attenuation limit requires a smaller
bandwidth, k p should be smaller. If ζ remains unchanged, then ki has to be smaller
because of the relationship between ζ , k p and ki . A smaller ki results in a smaller
natural frequency ω n = k i . Otherwise, with decreasing k p , if ki remains unchanged or
even becomes larger, ζ will become smaller too. In other words, for the PI controller, the
attenuation limit will cause either a smaller damping ratio or a smaller natural frequency,
which results in a longer settling time ( Ts =

k
) of the system. For a lag controller,
ζ ×ωn

there are three parameters. The proportional gain K will not affect the location of the zero
or the pole. Therefore, a lag controller has a better filtering capability than a PI controller,
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while keeping an acceptable response speed. In this sense, a lag controller works better
when the input of the PLL contains some amount of harmonics. Also, as the best fitness
values in Table 4.3 show, for both controllers, the SPLL has a slightly smaller integral of
the absolute error in its output than the EPLL.
Figure 4.14 shows the PLL output results, where the horizontal axis indicates the
simulation time in seconds. The vertical axis indicates the input voltage in volts, the
estimated phase angles, and the real phase angles both in radians.
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Time(s)

Figure 4.14
PLL Outputs
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4.1.5 Computational cost
When a DSP processes the PLL algorithms, it costs calculation time as shown in
Table 4.4 below. Clearly, the EPLL requires fewer multiplications and additions.
Therefore the EPLL has a smaller computational cost.

Table 4.4
Computational Cost of PLLs

PLL
Multiplication
Configurations

Addition

Trigonometry
calculation (sin or cos)

SPLL using
Lag Controller

10

6

4

SPLL using PI
Controller

10

6

4

EPLL using
Lag Controller

8

5

4

EPLL using PI
Controller

8

5

4

CHAPTER V
CONCLUSION

Two types of phase-locked loops, the SPLL and the EPLL, have been analyzed
and compared in this thesis. The SPLL and EPLL are both nonlinear algorithms with the
same linear block diagram. Both of them can use a PI controller or a lag controller as
their low pass filter. Therefore, four PLL configurations exist: SPLL using PI control,
SPLL using lag control, EPLL using PI control and EPLL using lag control. All four PLL
configurations have been compared with respect to their transient and steady state
performance and their computational cost. To compare the transient and steady state
performance, a genetic algorithm tuned the PLLs and then the tuned PLLs were
compared.
All the simulations in this thesis use a defined input derived from actual shipboard
test data with specific harmonics and a ramp frequency change to supply an input to the
PLLs. In the first simulation condition, the GA does not have any constraint on the
attenuation of the PLLs. The GA tunes the PLL based on the specific input. The tuned
PLLs act similarly. However, loads generating high harmonics may be connected for
follow-on work in the naval power system. This possibility means that the converter
systems must be capable of handling higher harmonics in the power system. Thus, in the
second simulation condition, the test applies 50dB attenuation on the second harmonic of
52
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the open loop transfer function as a constraint. The results show that an SPLL or an
EPLL with a lag controller settles much faster than an SPLL or EPLL with a PI controller
and EPLL and SPLL both with a lag controller perform similarly. In summary, when
there are smaller harmonics in the PLL input, the PLLs act similarly. When there are
much larger harmonics in the PLL input, such as will be the case in follow-on work, a
PLL with a lag controller has a better performance, as evaluated by the value of IAE. In
addition, the EPLL has a smaller calculation cost. Therefore, an EPLL using a lag
controller should be chosen for the Healy shipboard power system and should also be
considered for other shipboard power systems.
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APPENDIX A
GENETIC ALGORITHM

56

57

The genetic algorithm here finds a best set of parameters for the PLL; and the first
GA is specifically for SPLL and EPLL with PI controller.
%Genetic Algorithm for PI Controller
clc;
clear all;
close all;
%initializing the genetic algorithm
TotalGeneration=100;
SampleNum=30;
CodeLength=10;
Encode=round(rand(SampleNum,2*CodeLength));
IAE=0;
%setting the parameters for the genetic algorithm
MinX(1)=zeros(1); MaxX(1)=4*ones(1);
MinX(2)=zeros(1); MaxX(2)=35*ones(1);
%initializing the input to the PLL feed back loop
source_GA;
for Generation=1:1:TotalGeneration
time(Generation)=Generation;
for Sample=1:1:SampleNum
Code=Encode(Sample,:);
Decode1=0;Decode2=0;
Code1=Code(1:1:CodeLength);
for i=1:1:CodeLength
Decode1=Decode1+Code1(i)*2^(i-1);
end
KpKi(Sample,1)=(MaxX(1)-MinX(1))*Decode1/1023+MinX(1);
Code2=Code(CodeLength+1:1:2*CodeLength);
for i=1:1:CodeLength
Decode2=Decode2+Code2(i)*2^(i-1);
end
KpKi(Sample,2)=(MaxX(2)-MinX(2))*Decode2/1023+MinX(2);

KpKi1=KpKi(Sample,:);
[KpKi1,IAE]=ObjectFunction(KpKi1,IAE);
IAEi(Sample)=IAE;
end
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[OderIAECal,IndexIAECal]=sort(IAEi);
BestJ(Generation)=OderIAECal(1);
BJ=BestJ(Generation);

IAECal=IAEi+1e-10;
fi=1./IAECal;
[Oderfi,Indexfi]=sort(fi);
Bestfi=Oderfi(SampleNum);
BestS=Encode(Indexfi(SampleNum),:);
BestS_try=Encode(IndexIAECal(1),:);
Generation
BJ
BestS
BestS_try
Decodee1=0;Decodee2=0;
BestS1=BestS(1:1:CodeLength);
for i=1:1:CodeLength
Decodee1=Decodee1+BestS1(i)*2^(i-1);
end
Kp=(MaxX(1)-MinX(1))*Decodee1/1023+MinX(1)
BestS2=BestS(CodeLength+1:1:2*CodeLength);
for i=1:1:CodeLength
Decodee2=Decodee2+BestS2(i)*2^(i-1);
end
Ki=(MaxX(2)-MinX(2))*Decodee2/1023+MinX(2)
Zeta=Kp/2/sqrt(Ki)
Omega=sqrt(Ki)
fi_sum=sum(fi);
fi_SampleNum=(Oderfi/fi_sum)*SampleNum;
fi_S=floor(fi_SampleNum);
Code=SampleNum-sum(fi_S); Rest=fi_SampleNum-fi_S;
[RestValue,Index]=sort(Rest);
for i=SampleNum:-1:SampleNum-Code+1
fi_S(Index(i))=fi_S(Index(i))+1;
end
kk=1;
for i=SampleNum:-1:1
for j=1:1:fi_S(i)
TempEncode(kk,:)=Encode(Indexfi(i),:);
kk=kk+1;
end
end
pc=0.60;
n=ceil(30*rand);
for i=1:2:(SampleNum-1)
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temp=rand;
if pc>temp
for j=n:1:20
TempEncode(i,j)=Encode(i+1,j);
TempEncode(i+1,j)=Encode(i,j);
end
end
end
TempEncode(SampleNum,:)=BestS; Encode=TempEncode;
pm=0.001-[1:1:SampleNum]*(0.001)/SampleNum;
for i=1:1:SampleNum
for j=1:1:2*CodeLength
temp=rand;
if pm>temp
if TempEncode(i,j)==0
TempEncode(i,j)=1;
else
TempEncode(i,j)=0;
end
end
end
end
TempEncode(SampleNum,:)=BestS;
Encode=TempEncode;
end
Bestfi
BestS
BestS_try
KpKi;
Best_J=BestJ(TotalGeneration)

%ObjectFunction for PI controller (without attenuation constrain)

function [KpKi1,IAE]=yichuanPID1f2(KpKi1,IAE)
T=1/20000;
if ((4-2*T*KpKi1(1)+KpKi1(2)*T*T)>0)&(abs(KpKi1(2)*T*T-KpKi1(1)*T+1)<1)
DampingRatio=KpKi1(1)/sqrt(4*KpKi1(2))
Omega=sqrt(KpKi1(2))
sim('Ramp_GA3',18);
IAE =abs(Eint.signals.values(360000)-Eint.signals.values(209334));
else
IAE=1000
end
KpKi1=KpKi1

%ObjectFunction for PI controller (with attenuation constrain)
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function [KpKi1,IAE]=yichuanPID1f2(KpKi1,IAE)
T=1/20000;
if ((4-2*T*KpKi1(1)+KpKi1(2)*T*T)>0)&(abs(KpKi1(2)*T*T-KpKi1(1)*T+1)<1)
DampingRatio=KpKi1(1)/sqrt(4*KpKi1(2))
Omega=sqrt(KpKi1(2))
%%%%%attenuation constrain
Num_open = [KpKi1(1) KpKi1(2)];
Den_open = [1 0 0];
Mag_Num=abs(polyval(Num_open, 2*pi*120*j));% the second harmonic
Mag_Den=abs(polyval(Den_open, 2*pi*120*j));
dBMag=20*log10(Mag_Num/Mag_Den)
if (dBMag<=-50)
sim('Ramp_GA3',18);
IAE_temp=abs(Eint.signals.values(360000)-Eint.signals.values(209334));
IAE=IAE_temp
elseif (dBMag<=-40)
IAE=301+dBMag/100
else IAE=401+dBMag/100
end
else
IAE=1000
end
KpKi1=KpKi1
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The following GA is specifically for SPLLs and EPLLs with a lag controller.
%Genetic Algorithm for Lag Controller

clc;
clear all;
close all;

%initializing the genetic algorithm
TotalGeneration=100;
SampleNum=30;
CodeL=10;
Encode=round(rand(SampleNum,3*CodeLength));
IAE=0;
%setting the parameters for the genetic algorithm
MinX(1)=zeros(1); MaxX(1)=0.01*ones(1);
MinX(2)=zeros(1); MaxX(2)=0.1*ones(1);
MinX(3)=zeros(1); MaxX(3)=30*ones(1);
%initializing the input to the PLL feed back loop
source_GA;
for Generation=1:1:TotalGeneration
time(Generation)=Generation;
for Sample=1:1:SampleNum
Code=Encode(Sample,:);
Decode1=0;Decode2=0;Decode3=0;
Code1=Code(1:1:CodeLength);
for i=1:1:CodeLength
Decode1=Decode1+Code1(i)*2^(i-1);
end
T1T2K(Sample,1)=(MaxX(1)-MinX(1))*Decode1/1023+MinX(1);
Code2=Code(CodeLength+1:1:2*CodeLength);
for i=1:1:CodeLength
Decode2=Decode2+Code2(i)*2^(i-1);
end
T1T2K(Sample,2)=(MaxX(2)-MinX(2))*Decode2/1023+MinX(2);
Code3=Code(2*CodeLength+1:1:3*CodeLength);
for i=1:1:CodeLength
Decode3=y3+Code3(i)*2^(i-1);
end
T1T2K(Sample,3)=(MaxX(3)-MinX(3))*Decode3/1023+MinX(3);
T1T2K1=T1T2K(Sample,:);
[T1T2K1,IAE]=ObjectFunction(T1T2K1,IAE);
IAEi(Sample)=IAE;
end
[OderIAECal,IndexIAECal]=sort(IAEi);
BestJ(Generation)=OderIAECal(1);
BJ=BestJ(Generation);
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IAECal=IAEi+1e-10;
fi=1./IAECal;
[Oderfi,Indexfi]=sort(fi);
Bestfi=Oderfi(SampleNum);
BestS=Encode(Indexfi(SampleNum),:);
Generation
BJ
BestS
Decodee1=0;Decodee2=0;Decodee3=0;
BestS1=BestS(1:1:CodeLength);
for i=1:1:CodeLength
Decodee1=Decodee1+BestS1(i)*2^(i-1);
end
T1=(MaxX(1)-MinX(1))*Decodee1/1023+MinX(1)
BestS2=BestS(CodeLength+1:1:2*CodeLength);
for i=1:1:CodeLength
Decodee2=Decodee2+BestS2(i)*2^(i-1);
end
T2=(MaxX(2)-MinX(2))*Decodee2/1023+MinX(2)
BestS3=BestS(2*CodeLength+1:1:3*CodeLength);
for i=1:1:CodeLength
Decodee3=Decodee3+BestS3(i)*2^(i-1);
end
K=(MaxX(3)-MinX(3))*Decode3/1023+MinX(3)
Zeta=(K*T1+1)/2/sqrt(K*T2)
Omega=sqrt(K/T2)
fi_sum=sum(fi);
fi_SampleNum=(Oderfi/fi_sum)*SampleNum;
fi_S=floor(fi_SampleNum);
Code=SampleNum-sum(fi_S); Rest=fi_SampleNum-fi_S;
[RestValue,Index]=sort(Rest);
for i=SampleNum:-1:SampleNum-m+1
fi_S(Index(i))=fi_S(Index(i))+1;
end
kk=1;
for i=SampleNum:-1:1
for j=1:1:fi_S(i)
TempEncode(kk,:)=Encode(Indexfi(i),:);
kk=kk+1;
end
end
pc=0.60;
n=ceil(30*rand);
for i=1:2:(SampleNum-1)
temp=rand;
if pc>temp
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for j=n:1:30
TempEncode(i,j)=Encode(i+1,j);
TempEncode(i+1,j)=Encode(i,j);
end
end
end
TempEncode(SampleNum,:)=BestS; Encode=TempEncode;
pm=0.001-[1:1:SampleNum]*(0.001)/SampleNum;
for i=1:1:SampleNum
for j=1:1:3*CodeLength
temp=rand;
if pm>temp
if TempEncode(i,j)==0
TempEncode(i,j)=1;
else
TempEncode(i,j)=0;
end
end
end
end
TempEncode(SampleNum,:)=BestS;
Encode=TempEncode;
end
Bestfi
BestS
T1T2K1
Best_J=BestJ(TotalGeneration)

%ObjectFunction for LAG controller (without attenuation constraint)
function [T1T2K1,IAE]=yichuanPID1f2(T1T2K1,IAE)
T=1/20000;

if (T1T2K1(1)<T1T2K1(2))&((2*T+4*T1T2K1(2)-T^2-2*T1T2K1(1)*T)>0)&(abs(T1T2K1(2)T1T2K1(1)*T)<(T+T1T2K1(2)))
DampingRatio=(T1T2K1(3)*T1T2K1(1)+1)/2/sqrt(T1T2K1(3)*T1T2K1(2))
Omega=sqrt(T1T2K1(3)/T1T2K1(2))
sim('Ramp_GA5',3);%T*9334:T*10666);%Ramp_GA:0.0079
IAE_temp=abs(Eint.signals.values(60000)-Eint.signals.values(29334));
else IAE_temp=10000;
end
T1T2K1=T1T2K1
IAE=IAE_temp

%ObjectFunction for LAG controller (with attenuation constraint)
function [T1T2K1,IAE]=yichuanPID1f2(T1T2K1,IAE)
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T=1/20000;
if (T1T2K1(1)<T1T2K1(2))&((2*T+4*T1T2K1(2)-T^2-2*T1T2K1(1)*T)>0)&(abs(T1T2K1(2)T1T2K1(1)*T)<(T+T1T2K1(2)))
DampingRatio=(T1T2K1(3)*T1T2K1(1)+1)/2/sqrt(T1T2K1(3)*T1T2K1(2))
Omega=sqrt(T1T2K1(3)/T1T2K1(2))
%%%%%attenuation
Num_open = [T1T2K1(3)*T1T2K1(1) T1T2K1(3)];
Den_open = [T1T2K1(2) 1 0];
Mag_Num=abs(polyval(Num_open, 2*pi*120*j));% the second harmonic
Mag_Den=abs(polyval(Den_open, 2*pi*120*j));
dBMag=20*log10(Mag_Num/Mag_Den)
%%%%%attenuation end
if (dBMag<=-50)
sim('Ramp_GA5',3);%T*9334:T*10666);%Ramp_GA:0.0079
IAEtemp=abs(Eint.signals.values(60000)-Eint.signals.values(29334));
elseif (dBMag<=-40)
IAE_temp=400+dBMag;
else IAE_temp=500+dBMag;
end
else IAE_temp=10000;
end
T1T2K1=T1T2K1
IAE=IAE_temp

APPENDIX B
SIMULATION SCHEMATICS
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The following models are called by the GAs to find a best set of parameters for
the controllers.
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Figure B.1
Schematic of SPLL Using a Lag Controller

68

Figure B.2
Schematic of EPLL Using a Lag Controller
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Figure B.3
Schematic of EPLL Using a PI Controller

